

NGC-137/000111-199

CLAIM AMENDMENTS

1 1. (Currently amended) An apparatus, comprising:

2 a wafer portion that comprises a conduction layer;

3 wherein upon exposure of the conduction layer during an etch of the wafer

4 portion, the conduction layer serves to dissipate a portion of a charge buildup on the

5 wafer portion, and wherein the conduction layer is electrically coupled with a silicon

6 layer of the wafer portion; and

7 wherein removal of a portion of the silicon layer from the wafer portion during the

8 etch serves to expose the conduction layer.

1 2. (Canceled)

1 3. (Currently amended) The apparatus of claim 1 [[2]], wherein the conduction

2 layer is electrically coupled with the silicon layer of the wafer portion;

3 wherein the etch serves to create one or more sidewalls in a portion of the silicon

4 layer, and wherein the conduction layer is electrically coupled with the one or more

5 sidewalls; and

6 wherein the one or more sidewalls and the conduction layer serve to dissipate

7 the portion of the charge buildup on the wafer portion.

1 4. (Original) The apparatus of claim 3, wherein the one or more sidewalls

2 comprise one or more electrostatic potentials substantially similar to an electrostatic

3 potential of the conduction layer;

4 wherein the one or more electrostatic potentials of the one or more sidewalls

5 serve to dissipate the portion of the charge buildup from the one or more sidewalls.

NGC-137/000111-199

1 5. (Currently amended) The apparatus of claim 1, ~~wherein the conduction~~
2 ~~layer is electrically coupled with a silicon layer of the wafer portion, wherein the wafer~~
3 ~~portion comprises a backing layer coupled with the conduction layer; and~~
4 ~~wherein the backing layer provides structural integrity to the wafer portion; and~~
5 ~~wherein the backing layer insulates the conduction layer.~~

1 6. (Original) The apparatus of claim 5, wherein the backing layer comprises a
2 photoresist.

1 7. (Original) The apparatus of claim 1, wherein the conduction layer serves to
2 mitigate one or more etch rate variations across the wafer portion.

1 8. (Original) The apparatus of claim 1, wherein the conduction layer neutralizes
2 the portion of the charge buildup on the wafer portion.

1 9. (Original) The apparatus of claim 1, wherein the conduction layer comprises a
2 conductive material.

1 10. (Original) The apparatus of claim 9, wherein the conductive material
2 comprises aluminum.

1 11. (Original) The apparatus of claim 1, wherein the conduction layer comprises
2 a thickness in the range of about one half micrometer ("μm") to about two micrometers.

1 12. (New) The apparatus of claim 1, wherein said etch is selected from the group
2 consisting of a Deep Reactive Ion Etch (DRIE) and a Bosch process.